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Abstract— Modulation techniques for multilevel converters 
can create distorted output voltages and currents if the DC link 
voltages are unbalanced. This situation can be avoided if the 
instantaneous DC voltage error is not taken into account in the 
modulation process. This paper proposes a feed-forward space 
vector modulation method for a single-phase multilevel cascade 
converter. Using this modulation technique, the modulated output 
voltage of the power converter always generates the reference 
determined by the controller even in worst case voltage unbalance 
conditions. In addition the possibility of optimizing the DC 
voltage ratio between the H-bridges of the power converter is 
introduced. Experimental results from a 5kVA prototype are 
presented in order to validate the proposed modulation technique. 
 
Index Terms—Multilevel systems, Modulation, Voltage 
Control 
I. INTRODUCTION 
ULTILEVEL cascade converters, also called cascaded H-
bridge converters (CHB), have been a focus of research 
since they were first presented in 1988 [1].  This interest is due 
to their advantages compared to other multilevel converter 
topologies in terms of modularity and simplicity. These 
topologies are often used in medium and high power 
applications, CHB have been successfully applied in 
applications where a high number of levels are required with a 
minimum number of power semiconductors [2]-[4]. 
 A multilevel CHB converter is composed by a series 
connection of H-bridges cells. For instance, a single-phase 
two-cell CHB converter is shown in Fig. 1. The DC link 
voltage ratio of a CHB converter is defined as the ratio 
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between the DC link voltages of the cells of the converter. For 
example, a converter with DC voltage ratio k:1 in a two-cell 
CHB means that VC1=kVC2. Depending on the number of cells 
in the power converter and the DC voltage ratio between the 
cells, the number of possible output voltage levels changes. In 
previous works, DC voltage ratios 1:1, 2:1 and 3:1 have been 
considered and the number of levels achieved by these power 
converter topologies has been determined [5]. One possible 
drawback of CHB converters with DC voltage ratio different to 
1:1 is that the design of the cells may have to be different for 
each cell because the power ratings will be unequal between 
the cells. In this case, each cell has to be designed taking the 
voltage level into account and the converter loses its 
modularity. 
This paper is focused on the space vector modulation 
(SVM) techniques for single-phase multilevel CHB converters. 
Previous modulation strategies do not take into account errors 
in the DC voltage link ratios in the modulation process and 
this omission leads to distorted output voltage and current 
waveforms. Using previous techniques, the modulator does not 
actually follow the reference determined by the controller 
leading to waveform distortion. This waveform distortion is 
avoided using the proposed feed-forward modulation 
technique. 
II. MODULATION TECHNIQUES FOR CHB CONVERTERS 
Different multilevel modulation techniques for CHB 
converters have been presented in the literature. Many of these 
techniques have been extended from classic pulse width 
modulation (PWM) and space vector modulation (SVM) 
methods. Level-shifted PWM and phase-shifted PWM are 
derived from classic PWM methods that use triangular carriers 
[6]-[8]. In [9] it is reported that the phase-shifted PWM 
modulation is the natural method for CHB converters 
achieving good quality output voltage with a fundamental 
component N times the fundamental component of each cell 
for an N-cell CHB converter. Multilevel SVM techniques have 
been presented and achieve simplicity offering an alternative to 
carrier based PWM techniques [10]-[14].  
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Fig. 1. Two-cell single-phase CHB converter with any DC voltage 
 
SVM strategies are based on the generation of the reference 
voltage determined by the controller as an average of the 
discrete output voltages that can be achieved by the power 
converter. These techniques take advantage of the degrees of  
freedom as the selection of the switching sequence can be 
made in order to improve some power converter feature as the 
number of commutations or voltage balance [15][16]. 
However, both the PWM and SVM methods have problems 
when the multilevel converter is operated with uncontrolled 
DC-Link voltages. With CHB converters, if the DC voltages 
are not of the correct magnitude and the modulators do not 
take these voltage errors into account there will be distortion in 
the output waveforms. This problem can be avoided in single-
phase multilevel CHB converters using the feed-forward SVM 
technique presented in this paper. 
III. 1D CONTROL REGION FOR MULTILEVEL CHB CONVERTERS 
The control region of a single-phase converter can be 
represented as a 1D control region [17]. In [17] a single-phase 
diode-clamped multilevel converter is studied where the 
control region is represented as a line showing where the 
possible states of the converter are located. The definition of 
this 1D control region is the base of the proposed SVM 
technique for single-phase multilevel CHB converters.  
In order to introduce the calculation of the control region for 
single-phase multilevel CHB converters the two-cell case 
represented in Fig. 1 is studied. The output phase voltage 
depends on the output voltage of each cell of the converter, 
therefore the output phase voltage Vab=Vm1+Vm2 where Vm1 and 
Vm2 are the output voltages of upper and lower cell 
respectively.  
The output of each H-bridge can take any of three different 
output voltages, -VCi, 0 and VCi, defined as H-bridge states 0, 1 
and 2 respectively. As the output phase voltage is composed of 
the sum of the cell output voltages, in the two-cell single-phase 
CHB converter five output voltages can be achieved.  
Assuming that VC1=VC2=E, these output voltage levels are 
shown in Table I. Some redundant states appear in the CHB 
power converter because the same output voltage can be 
achieved using different combinations of individual H-bridge 
states. 
Using Table I it is possible to represent the control region of 
the single-phase two-cell CHB converter. Output phase voltage 
Vab is used as the component to be plotted.  In addition, the 
cell states can be placed in the 1D representation taking into 
account their corresponding contribution to the output phase 
voltage. Finally, the control region of the two-cell CHB 
converter is represented in Fig. 2. State vector XY means that 
the upper cell has state X and the lower cell has state Y. The 
presence of redundant state vectors is clear using this 
representation because different H-bridge states are located in 
the same point of the control region. For instance, to achieve 
Vab=E, two different state vectors (12 and 21) can be used.  
IV. 1D-SVM TECHNIQUE FOR MULTILEVEL SINGLE-PHASE CHB 
CONVERTERS ASSUMING EQUAL DC VOLTAGES 
Using the 1D control region introduced in Fig. 2 for two-
cell single-phase CHB converters with equal DC voltages, a 
1D-SVM strategy can be developed using the nearest two 
vectors (N2V) method. The N2V technique achieves the 
generation of the reference voltage (Vab_ref) using the two 
nearest state vectors in the control region. For instance, if 
Vab_ref is equal to 1.7E, the 1D-SVM strategy uses state vectors 
{22-12} or {22-21} as the switching sequence because if 
Vab_ref is represented in the 1D control region, it is located 
between these state vectors. The reference vector is generated 
using a linear combination of the two nearest state vectors of 
the control region. The flow diagram of the proposed 1D-SVM 
technique to carry out the determination of the switching 
sequence and the corresponding duty cycles is shown in Fig. 3. 
Operator floor(x) rounds the elements of x to the nearest 
integers towards minus infinity. The switching sequence is 
formed by states upper1-lower1 and upper2-lower2 with duty 
cycles t1 and t2 respectively. The redundancy of the H-bridge 
states is not taken into account and one possible state vector is 
chosen. 
TABLE I 
OUTPUT PHASE VOLTAGES OF THE TWO-CELL SINGLE-PHASE CHB 
CONVERTER ASSUMING E VOLTS IN EACH H-BRIDGE 
Upper H-
bridge 
state 
Lower H-
bridge 
state 
Output Phase 
Voltage (Vab) 
0 0 -2E 
0 1 -E 
1 0 -E 
0 2 0 
1 1 0 
2 0 0 
1 2 E 
2 1 E 
2 2 2E 
 
Fig. 2. Control region of a two-cell single-phase CHB converter assuming 
voltage E in each H-bridge 
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Fig. 3. Flow diagram of the 1D-SVM for the two-cell single-phase CHB 
converter assuming voltage E in each H-bridge 
V. EXPERIMENTAL RESULTS OF THE PROPOSED 1D-SVM 
In order to validate the proposed modulation technique some 
experimental results have been obtained using the prototype 
depicted in Fig. 4. In the experiment, the CHB converter is 
connected to a 130V (peak) supply and is working as an 
inverter delivering approximately 1A of current to a RL load 
(R=126W and L=35.5mH) using 10 kHz of switching 
frequency. The DC voltage ratio is 1:1 with VDC1=VDC2=75V. 
The output modulated voltage and the current through the 
inductor are shown in Fig. 5a and Fig. 5b respectively. The 
harmonic spectrum of the output voltage up to 15 kHz is 
represented in Fig. 5c. The total harmonic distortion (THD) of 
the output voltage considering up to 15 kHz harmonic is 
30.68%  
The proposed 1D-SVM can be used for two-cell CHB 
converters in a balanced situation, i.e. when the DC voltages of 
each cell (VC1,VC2) are equal. If the DC voltages of the power 
converter are not equal, the reference waveform will not be 
correct because the assumptions in Table I would not be true 
and the 1D control region would change. If the flow diagram 
shown in Fig. 3 is used for unbalanced DC voltage conditions, 
the averaged output voltage will not be the desired reference 
voltage and undesirable distortion appears in the output 
voltage. This phenomenon is shown in Fig. 6 where the 
experiment of Fig. 5 is repeated but forcing a DC voltage 
unbalance in the prototype imposing VC1=50V and VC2=100V. 
As this voltage unbalance is not taken into account in the 
modulation process, the output modulated voltage presents a 
clear distortion resulting in distortion of the current waveform 
shown in Fig. 6b. This distortion has been measured showing 
the harmonic spectrum of the output voltage up to 15 KHz in 
Fig. 6c. The total harmonic distortion (THD) of the output 
voltage considering up to 15 kHz harmonic is 43.57% and the 
distortion of third order harmonic is 10%. 
A new SVM technique taking into account the 
instantaneous DC voltages of the power converter has been 
developed in order to avoid the distortion in the output 
waveforms under unbalanced DC voltage conditions. 
 
Fig. 4. Two cell CHB converter prototype used in experimental verification of 
modulation strategy (Third cell disconnected). 
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(c) 
Fig. 5. Experimental results for the 1D-SVM technique using a two-cell CHB 
converter with VC1=VC2=75 V. (a) Output modulated voltage (b) 1A current 
delivered to the RL load (c) Harmonic spectrum of the output voltage  
VI. 1D CONTROL REGION OF MULTILEVEL CHB CONVERTERS 
WITH ANY DC VOLTAGE 
The two-cell single-phase CHB converter can be considered 
assuming that any cell can take any DC voltage. In general, 
each H-bridge has a DC voltage defined by VCi and the nine 
possible output voltages of the converter are summarized in 
Table II. In this generalized case, the control region can again 
be represented using one dimension but mapping the states 
created by the variation in the DC voltages of the cells. 
Previous authors have presented feed-forward SVM techniques 
for three-level diode-clamped converters when the DC-Link 
voltage become unbalanced [18][19]. This feed-forward 
modulation technique is based on the calculation of the control 
region of the power converter taking into account the 
instantaneous voltage of each DC-Link capacitor. 
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TABLE II 
OUTPUT PHASE VOLTAGES OF THE TWO-CELL SINGLE-PHASE CHB 
CONVERTER WITH ANY DC VOLTAGE IN EACH H-BRIDGE 
Upper H-
bridge 
state 
Lower 
H-bridge 
state 
Output Phase 
Voltage (Vab) 
0 0 -VC1-VC2 
0 1 -VC1 
1 0 -VC2 
0 2 -VC1+VC2 
1 1 0 
2 0 VC1-VC2 
1 2 VC2 
2 1 VC1 
2 2 VC1+VC2 
 
(a) 
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(c) 
Fig. 6. Experimental results for the 1D-SVM technique using a two-cell CHB 
converter with VC1=50 V and VC2=100 V. (a) Output modulated voltage (b) 1A 
demanded current not met and waveform distorted due to voltage imbalance (c) 
Harmonic spectrum  of the output voltage 
 
The calculation of the switching sequence and the duty 
cycles is made using this control region determined online. A 
feed-forward multicarrier PWM strategy has been presented in 
[20]. A similar idea has been applied to multilevel single-phase 
CHB converters to develop the proposed 1D feed-forward 
SVM (1D-FFSVM) technique. In the single-phase two-cell 
CHB converter case using the feed-forward process the 
movement of the state vectors from the voltage balanced 
position shown in Fig. 2 can be represented to show how the 
1D control region changes as voltages become unbalanced. 
Four different cases (see Fig. 7 to Fig. 10) appear because 
depending on the instantaneous voltage unbalance, the order or 
the state vectors from the most negative to the most positive is 
different. The movement of the state vectors from the voltage 
balanced case is represented in Fig. 7a to Fig. 10a. In addition, 
the feed-forward control region of the single-phase two-cell 
CHB converter is shown in Fig. 7b to Fig. 10b. In each case, 
factors k1, k2 and k3 are defined as the positive output voltages 
of the state vectors normalized using the total DC voltage of 
the converter VC1+VC2. Depending on the case number, ki 
factors are defined using Table III. 
Case 1:VC2<VC1<2VC2 
 
 
 
 
(a) 
 
 
 
(b) 
 
  Fig. 7. (a) Movement of the state vectors due to the voltage unbalance when 
VC2<VC1<2VC2 (b) Control region of the two-cell single-phase CHB converter 
with unbalanced voltages fulfilling VC2<VC1<2VC2.  
Case 2:VC1>2VC2 
 
 
 
 
(a) 
 
 
 
(b) 
 
Fig. 8. (a) Movement of the state vectors due to the voltage unbalance when 
VC1>2VC2 (b) Control region of the two-cell single-phase CHB converter with 
unbalanced voltages fulfilling VC1>2VC2 
Case 3:VC1<VC2<2VC1 
 
 
 
 
(a) 
 
 
 
(b) 
 
Fig. 9. (a) Movement of the state vectors due to the voltage unbalance when 
VC1<VC2<2VC1 (b) Control region of the two-cell single-phase CHB converter 
with unbalanced voltages fulfilling VC1<VC2<2VC1 
Case 4:VC2>2VC1 
 
 
 
 
(a) 
 
 
 
(b) 
 
Fig. 10. (a) Movement of the state vectors due to the voltage unbalance when 
VC2>2VC1 (b) Control region of the two-cell single-phase CHB converter with 
unbalanced voltages fulfilling VC2>2VC1 
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VII. FEED-FORWARD SVM TECHNIQUE FOR TWO-CELL CHB 
CONVERTERS WITH ANY DC VOLTAGE 
A generalized feed-forward 1D-SVM (1D-FFSVM) can be 
developed including all the cases with any unbalance in the 
DC voltages. Using this 1D-FFSVM technique, any voltage 
unbalance does not affect the output voltage of the converter 
because the instantaneous unbalance is taken into account in 
the modulation process. In this way, the undesirable distortion 
in the output voltage and current waveforms is avoided. 
The first step of the proposed 1D-FFSVM method is the 
normalization of the output phase reference voltage (Vab_ref) 
determined by an external controller using the following 
expression: 
_
1 2
ab ref
C C
V
a
V V
=
+
 (1) 
The second step of the algorithm is to measure the 
instantaneous DC voltages of the power converter and to 
determine the case (cases 1-4) where the converter is working. 
Once the case is known, ki factors can be determined using the 
equations presented in Table III. 
The third and final step of the algorithm uses these ki factors 
to determine the position of the reference vector in the 1D 
control region calculating the switching sequence and the 
corresponding duty cycles. These calculations are summarized 
in Table IV and Table V for negative and positive values of a 
respectively. The switching sequence is formed by a sequence 
where each H-bridge changes its state one time per switching 
period. The switching sequence is denoted as upper1lower1-
upper2lower2. Duty cycle t1 is the time for state upper1lower1 
and t2 is always equal to 1-t1 and it is the time for state 
upper2lower2. 
The proposed 1D-FFSVM for two-cell single-phase CHB 
can be easily extended when the number of cells is increased. 
Using similar calculations, the feed-forward SVM algorithm 
can be developed. In the M-cell case, 3M state vectors are 
placed in the control region.  The modulation strategy finds out 
the nearest state vectors with an iterative search to determine 
the switching sequence. The corresponding duty cycles are 
then calculated defining the necessary ki, i=1,2,…,(3M-3)/2, 
and defining the tables for the possible 3M-1 cases of the 
position of factor a in the control region. Therefore, it must be 
noticed that the number of cases to consider in the modulation 
strategy increases with the number of cells in the power 
converter.  The computational cost of the 1D-FFSVM method 
is only slightly increased because all cases can be considered 
using the necessary tables. Therefore, only the iterative search 
of the 1D-FFSVM strategy depends on the number of cells of 
the power converter. 
VIII. EXPERIMENTAL RESULTS OF THE PROPOSED 1D-FFSVM 
The prototype of the two-cell single-phase CHB converter 
shown in Fig. 4 has been used to test the proposed 1D-
FFSVM technique. 
TABLE III 
K1, K2 AND K3 FACTORS CALCULATION 
Case 
number Voltage Condition ki factors definition 
1 VC2<VC1<2VC2 
k1= (VC1-VC2)/(VC1+VC2) 
k2= VC2/(VC1+VC2) 
k3= VC1/(VC1+VC2) 
2 VC1>2VC2 
k1= VC2/(VC1+VC2) 
k2= (VC1-VC2)/ (VC1+VC2) 
k3= VC1/(VC1+VC2) 
3 VC1<VC2<2VC1 
k1= (VC2-VC1)/ (VC1+VC2) 
k2= VC1/(VC1+VC2) 
k3= VC2/(VC1+VC2) 
4 VC2>2VC1 
k1= VC1/(VC1+VC2) 
k2= (VC2-VC1)/ (VC1+VC2) 
k3= VC2/(VC1+VC2) 
 
TABLE IV 
SWITCHING SEQUENCE AND DUTY CYCLES IF THE NORMALIZED REFERENCE 
VECTOR IS NEGATIVE 
Case Case number 
Switching 
sequence Duty cycles 
1 11-02 
2 11-10 
3 11-20 
0>a>-k1 
4 11-01 
t1=(a+k1)/k1 
1 02-10 
2 10-02 
3 20-01 -k1>a>-k2 
4 01-20 
t1=(a+k2)/(k2-k1) 
1 10-01 
2 02-01 
3 01-10 -k2>a>-k3 
4 20-10 
t1=(a+k3)/(k3-k2) 
1 01-00 
2 01-00 
3 10-00 -k3>a>-1 
4 10-00 
t1=(a+1)/(1-k3) 
 
TABLE V 
SWITCHING SEQUENCE AND DUTY CYCLES IF THE NORMALIZED REFERENCE 
VECTOR IS POSITIVE 
Case Case number 
Switching 
sequence Duty cycles 
1 20-11 
2 12-11 
3 02-11 
k1>a>0 
4 21-11 
t1=a/k1 
1 12-20 
2 20-12 
3 21-02 k2>a>k1 
4 02-21 
t1=(a-k1)/(k2-k1) 
1 21-12 
2 21-20 
3 12-21 k3>a>k2 
4 12-02 
t1=(a-k2)/(k3-k2) 
1 22-21 
2 22-21 
3 22-12 1>a>k3 
4 22-12 
t1=(a-k3)/(1-k3) 
 
The same experimental conditions presented in Fig. 6 have 
been performed using the 1D-FFSVM method in order to 
compare the results with the previous 1D-SVM strategy.  Note 
that under this strategy, due to the nature of different cell 
states which do not switch simultaneously, certain applied 
states may result in output waveform distortion.  For example, 
if we require the total converter voltage of zero and we apply a 
state where the first cell applies E and the second –E, if these 
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states do not change at exactly the same time (i.e. due a small 
difference in commutation time) a narrow pulse of E or –E will 
occur in the total waveform, thus distorting it.  These narrow 
pulses have been removed from the inverter results to show 
clarity by applying a filter to the scope used to take the 
measurements. It is clear however that they do not significantly 
distort the current.   
The unbalanced experimental results are shown in Fig. 11, 
where different DC voltages are applied to the CHB converter 
(VDC1=50V and VDC2=100V). Compared with the previous 
method (see Fig. 6), under an unbalanced situation, the new 
feed-forward strategy achieves demanded current whilst 
avoiding the distortion in the output voltage waveform and 
therefore reducing the errors in the current tracking. Using the 
proposed 1D-FFSVM method, the total harmonic distortion 
(THD) of the output voltage considering up to 15 kHz 
harmonic is 18.16%. 
IX. 1D-FFSVM TECHNIQUE FOR MULTILEVEL CHB 
CONVERTERS WITH DC VOLTAGE RATIO CONTROL. DC VOLTAGE 
RATIO 1:1 
Other previously published works have demonstrated that 
the SVM techniques can provide the balance of the voltages 
for different multilevel converter topologies [21]-[23]. A 
similar method to achieve the desired DC voltages in the two-
cell single-phase converter using the proposed 1D-FFSVM 
strategy is presented in this paper. 
In this study, the control objective is to have the same 
voltage in each cell of the power converter. The effect of each 
state on the capacitors DC voltage can be predicted and all the 
possibilities are shown in Table VI where depending on the H-
bridge state and the sign of the phase current Iab, the capacitor 
voltage will increase or decrease. This calculation is well 
known and is applied to multilevel converters along with the 
concept of the redundant vectors in the SVM strategies to 
control the DC voltages of the DC-Link in different multilevel 
converter topologies [24]-[26]. 
In the CHB case with any DC voltage value, the proposed 
way to control the balance of the DC voltages is to forbid the 
use of the inappropriate states in the switching sequence 
regardless of whether or not they are redundant. In this way, 
only the H-bridge states which do not unbalance the DC 
voltages are allowed to be used. Therefore, a new 1D-FFSVM 
technique is developed eliminating the inappropriate states and 
making the system tends to the equilibrium. Different cases 
have to be studied depending on the instantaneous DC voltage 
unbalance and the sign of the phase current. For instance, if 
Iab>0 and VC2<VC1<2VC2, state vectors 10, 20 and 21 are 
forbidden because they tend to decrease VC2 or increase VC1 
leading to increase the DC voltage unbalance in the power 
converter. This specific example is shown in Fig. 12. All the 
cases can be studied in the same way and the resulting control 
regions are shown in Fig. 12 to Fig. 19. As the 1D control 
region changes, the third step of the 1D-FFSVM has to change 
in order to use only the proper states of the control region. The 
determination of the switching sequence and the duty cycles is 
summarized for each case using tables from Table VII to Table 
XIV. 
 
TABLE VI 
INFLUENCE OF THE SWITCHING IN THE H-BRIDGE ON THE H-BRIDGE 
CAPACITOR VOLTAGE 
H-
bridge 
state 
Output H-
bridge 
Voltage 
Influence on 
VCi with 
Iab>0 
Influence on 
VCi with 
Iab<0 
0 -VCi ↓ ↑ 
1 0 — — 
2 VCi ↑ ↓ 
 
(a) 
 
(b) 
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(c) 
Fig. 11. Experimental results for the 1D-FFSVM technique using a two-cell 
CHB converter with VC1=50 V and VC2=100 V. (a) Output modulated voltage 
(b) 1A current delivered to the RL load  (c) Harmonic spectrum of the output 
voltage  
A. Iab>0, VC2<VC1<2VC2 
 
 
(a) 
 
 
 
(b) 
 
 
Fig. 12. (a) Movement of the state vectors due to the voltage unbalance when 
VC2<VC1<2VC2 (b) 1D control region searching the DC voltage ratio 1:1 
(VC1=VC2) of the two-cell single-phase CHB converter with unbalanced DC 
voltages fulfilling VC2<VC1<2VC2 and Iab>0. State vectors 10, 20 and 21 are not 
used. 
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TABLE VII 
SWITCHING SEQUENCE AND DUTY CYCLES WITH VC2<VC1<2VC2 AND IAB>0 
Case Duty cycles Switching sequence 
-k3>a>-1 t1=(a+1)/(1-k3) 01-00 
-k1>a>-k3 t1=(a+k3)/(k3-k1) 02-01 
0>a>-k1 t1=(a+k1)/k1 11-02 
k2>a>0 t1=a/k2 12-11 
1>a>k2 t1=(a-k2)/(1-k2) 22-12 
B. Iab>0, VC1>2VC2 
Fig. 13. 1D control region searching the DC voltage ratio 1:1 (VC1=VC2) of the 
two-cell single-phase CHB converter with unbalanced DC voltages fulfilling 
VC1>2VC2 and Iab>0. State vectors 10, 20 and 21 are not used. 
TABLE VIII 
SWITCHING SEQUENCE AND DUTY CYCLES WITH VC1>2VC2 AND IAB>0 
Case Duty cycles Switching sequence 
-k3>a>-1 t1=(a+1)/(1-k3) 01-00 
-k2>a>-k3 t1=(a+k3)/(k3-k2) 02-01 
0>a>-k2 t1=(a+k2)/k2 11-02 
k1>a>0 t1=a/k1 12-11 
1>a>k1 t1=(a-k1)/(1-k1) 22-12 
C. Iab>0, VC1<VC2<2VC1 
Fig. 14. 1D control region searching the DC voltage ratio 1:1 (VC1=VC2) of the 
two-cell single-phase CHB converter with unbalanced DC voltages fulfilling 
VC1<VC2<2VC1 and Iab>0. State vectors 01, 02 and 12 are not used. 
TABLE IX 
SWITCHING SEQUENCE AND DUTY CYCLES WITH VC1<VC2<2VC1 AND IAB>0 
Case Duty cycles Switching sequence 
-k3>a>-1 t1=(a+1)/(1-k3) 10-00 
-k1>a>-k3 t1=(a+k3)/(k3-k1) 20-10 
0>a>-k1 t1=(a+k1)/k1 11-20 
k2>a>0 t1=a/k2 21-11 
1>a>k2 t1=(a-k2)/(1-k2) 22-21 
D. Iab>0, VC2>2VC1 
 
Fig. 15. 1D control region searching the DC voltage ratio 1:1 (VC1=VC2) of the 
two-cell single-phase CHB converter with unbalanced DC voltages fulfilling 
VC2>2VC1 and Iab>0. State vectors 01, 02 and 12 are not used. 
TABLE X 
SWITCHING SEQUENCE AND DUTY CYCLES WITH VC2<2VC1 AND IAB>0 
Case Duty cycles Switching sequence 
-k3>a>-1 t1=(a+1)/(1-k3) 10-00 
-k2>a>-k3 t1=(a+k3)/(k3-k2) 20-10 
0>a>-k2 t1=(a+k2)/k2 11-20 
k1>a>0 t1=a/k1 21-11 
1>a>k1 t1=(a-k1)/(1-k1) 22-21 
E. Iab<0, VC2<VC1<2VC2 
 
Fig. 16. 1D control region searching the DC voltage ratio 1:1 (VC1=VC2) of the 
two-cell single-phase CHB converter with unbalanced DC voltages fulfilling 
VC2<VC1<2VC2 and Iab<0. State vectors 01, 02 and 12 are not used. 
TABLE XI 
SWITCHING SEQUENCE AND DUTY CYCLES WITH VC2<VC1<2VC2 AND IAB<0 
Case Duty cycles Switching sequence 
-k2>a>-1 t1=(a+1)/(1-k2) 10-00 
0>a>-k2 t1=(a+k2)/k2 11-10 
k1>a>0 t1=a/k1 20-11 
k3>a>k1 t1=(a-k1)/(k3-k1) 21-20 
1>a>k3 t1=(a-k3)/(1-k3) 22-21 
F. Iab<0, VC1>2VC2 
Fig. 17. 1D control region searching the DC voltage ratio 1:1 (VC1=VC2) of the 
two-cell single-phase CHB converter with unbalanced DC voltages fulfilling 
VC1>2VC2 and Iab<0. State vectors 01, 02 and 12 are not used. 
 
TABLE XII 
SWITCHING SEQUENCE AND DUTY CYCLES WITH VC1>2VC2 AND IAB<0 
Case Duty cycles Switching sequence 
-k1>a>-1 t1=(a+1)/(1-k1) 10-00 
0>a>-k1 t1=(a+k1)/k1 11-10 
k2>a>0 t1=a/k2 20-11 
k3>a>k2 t1=(a-k2)/(k3-k2) 21-20 
1>a>k3 t1=(a-k3)/(1-k3) 22-21 
G. Iab<0, VC1<VC2<2VC1 
Fig. 18. 1D control region searching the DC voltage ratio 1:1 (VC1=VC2) of the 
two-cell single-phase CHB converter with unbalanced DC voltages fulfilling 
VC1<VC2<2VC1 and Iab<0. State vectors 10, 20 and 21 are not used. 
 
 
TABLE XIII 
SWITCHING SEQUENCE AND DUTY CYCLES WITH VC1<VC2<2VC1 AND IAB<0 
Case Duty cycles Switching sequence 
-k2>a>-1 t1=(a+1)/(1-k2) 01-00 
0>a>-k2 t1=(a+k2)/k2 11-01 
k1>a>0 t1=a/k1 02-11 
k3>a>k1 t1=(a-k1)/(k3-k1) 12-02 
1>a>k3 t1=(a-k3)/(1-k3) 22-12 
H. Iab<0, VC2>2VC1 
 
Fig. 19. 1D control region searching the DC voltage ratio 1:1 (VC1=VC2) of the 
two-cell single-phase CHB converter with unbalanced DC voltages fulfilling 
VC2>2VC1 and Iab<0. State vectors 10, 20 and 21 are not used. 
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TABLE XIV 
SWITCHING SEQUENCE AND DUTY CYCLES WITH VC2>2VC1 AND IAB<0 
Case Duty cycles Switching sequence 
-k1>a>-1 t1=(a+1)/(1-k1) 01-00 
0>a>-k1 t1=(a+k1)/k1 11-01 
k2>a>0 t1=a/k2 02-11 
k3>a>k2 t1=(a-k2)/(k3-k2) 12-02 
1>a>k3 t1=(a-k3)/(1-k3) 22-12 
 
The proposed strategy to balance the DC voltages using the 
1D-FFSVM has been tested. The experimental results are 
shown in Fig. 20. Fig. 20a shows a result of disabling the 
proposed technique and re-enabling it a few seconds later. It is 
clear that without the technique unequal power flow into the 
converter cells will result in voltage divergence.  However 
when the 1D-FFSVM technique is applied, the DC link 
capacitor voltages are converged (VC1=VC2=75V). In Fig. 20b, 
the modulated output voltage, the supply voltage and the 
output current are shown.  It is clear that the current is of a 
high quality and that the DC link capacitor voltages have been 
converged by the technique since the converter voltage 
increases in equal voltage steps. This distortion, which is due 
to delays in switching from one state to another, is shown in 
the first half cycle of the converter waveform shown in Fig. 
20b.  It is clear that this does not have a significant effect on 
the current. The harmonic spectrum of the output voltage up to 
15 KHz is shown in Fig. 20c. The total harmonic distortion 
(THD) of the output voltage considering up to 15 kHz 
harmonic is 27.09%. It can be seen that good results are 
obtained with the proposed 1D-FFSVM strategy applied to the 
two-cell CHB converter working as a controlled rectifier with a 
desired DC voltage ratio equal to 1:1. 
X. 1D-FFSVM TECHNIQUE FOR MULTILEVEL CHB 
CONVERTERS WITH ANY DC VOLTAGE RATIO CONTROL. 
All possible DC voltage ratios can be reduced to the 8 cases 
(cases from A to H) as previously studied in the balanced case. 
Depending on the instantaneous DC voltage unbalance and the 
sign of the phase current, a case has to be applied in order to 
ensure that the power flowing into the converter forces the 
overall DC voltage to tend to the desired voltage ratio. As an 
example, the DC voltage ratio 3:1 results are summarized in 
Table XV where depending on the DC voltage unbalance and 
the sign of the phase current the DC voltage ratio 1:1 case to 
be applied is shown. 
The control strategy to achieve DC voltage ratio 3:1 using 
the 1D-FFSVM has been experimentally tested. The results are 
shown in Fig. 21.  From Fig. 21a, it is clear that the steady 
state values of total rectifier has been reached and that the 3:1 
ratio is achieved, since VC1=120V and VC2=40V. It is also 
clear that from Fig. 21b that the rectifier has achieved a high 
quality current at unity displacement factor while the output 
voltage is slightly distorted.  
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Fig. 20. Experimental results for the optimized 1D-FFSVM technique using a 
two-cell single-phase CHB converter. DC voltage ratio control objective is 1:1 
(VC1=VC2=75 V). (a) DC voltages when the balancing scheme is disabled and 
re-enabled. (b) Output modulated voltage (G), Supply voltage (B) and output 
current (R) (c) Harmonic spectrum of the output voltage per unit 
 
TABLE XV 
DC VOLTAGE RATIO 1:1 CASE TO BE APPLIED WITH THE OBJECTIVE DC 
VOLTAGE RATIO 3:1 
Current/Voltage condition Associated balanced case 
Iab>0, VC2<VC1<2VC2 E 
Iab>0, 3VC2>VC1>2VC2 F 
Iab>0, VC1>3VC2 B 
Iab>0, VC1<VC2<2VC1 C 
Iab>0, VC2>2VC1 D 
Iab<0, VC2<VC1<2VC2 A 
Iab<0, 2VC2<VC1<3VC2 B 
Iab<0, VC1>3VC2 F 
Iab<0, VC1<VC2<2VC1 G 
Iab<0, 2VC1<VC2<3VC1 H 
 
The output voltage distortion depends on the chosen DC 
voltage ratio and does not depend on the load conditions. 
Using voltage ratio 3:1 the output line-to-line voltage becomes 
deteriorated because some states are avoided in the switching 
of the power converter and due to the ratio 3:1 the redundancy 
property is lost. Using other DC voltage ratios such as 1:1 the 
redundancy property permits to achieve the desired output 
voltage using voltage levels as can be seen in Fig. 20b. 
In order to compare the results with both DC voltage ratios, 
in Fig. 21c the harmonic spectrum of the output voltage is 
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shown. The total harmonic distortion (THD) of the output 
voltage considering up to 15 kHz harmonic is 20.41%. It can 
be seen that using DC voltage ratio 3:1 the obtained harmonic 
spectrum improves the results of ratio 1:1. This phenomenon is 
due to the increase of the number of levels of the output 
voltage. The proposed 1D-FFSVM with the DC voltage ratio 
control for two-cell single-phase CHB can be also extended 
when the number of cells of the power converter is increased. It 
can be said that increasing the number of cells, the number of 
cases to study increases as well. However, all the calculations 
can be done offline determining all the necessary tables to be 
used in the modulation process. The computational cost of the 
DC voltage ratio control algorithm is not increased when more 
cells are added to the power system. Thus, only the iterative 
search of the 1DFFSVM algorithm depends on the number of 
cells of the converter increasing the computational cost. 
XI. CONCLUSIONS 
A simple and generalized feed-forward space vector 
modulation (1D-FFSVM) technique for multilevel single-
phase cascade converters (CHB) has been presented. Using the 
proposed modulation strategy, any DC voltage ratio in the 
CHB converter can be accommodated in the modulation 
process to generate the reference voltage. 
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Fig. 21. Experimental results for the 1D-FFSVM technique using a two-cell 
CHB converter with DC voltage control. (a) DC voltages shown for ratio 3:1 
(120V:40V) for a 160V DC demand. (b) Output modulated voltage (G), Supply 
voltage (B) and output current (R) (c) Harmonic spectrum of the output voltage 
per unit  
The controller determines the best output voltage of the 
power converter and this voltage will be generated by the 
modulator even under extreme DC link voltage unbalance 
situations. This fact makes the proposed 1D-FFSVM 
technique very interesting as a way to avoid the undesirable 
effects of DC link voltage unbalance on the distortion of the 
output waveforms. In addition, the proposed 1D-FFSVM 
method has been optimized to include a simple way to control 
the DC voltage ratio and maintain good performance under 
transient or steady state DC voltage unbalance. The proposed 
modulation technique has been introduced using the two-cell 
topology but it can be easily extended for higher number of 
cells in the single-phase CHB converter. Experimental results 
using a 5kVA two-cell single-phase CHB converter are shown 
in order to validate the proposed modulation techniques. 
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